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1. Introduction 
The Residue Number System (RNS) is an efficient alternative number system which has 
been attracted researchers for over three decades. In RNS, arithmetic operations such as 
addition and multiplication can be performed on residues without carry-propagation 
between them; resulting in parallel arithmetic and high-speed hardware implementations 
(Parhami, 2000; Mohan, 2002; Omondi & Premkumar, 2007). Due to this feature, many 
Digital Signal Processing architectures based on RNS have been introduced in the literature 
(Soderstrand et al., 1986; Diclaudio et al., 1995; Chaves et al., 2004). In particular, RNS is an 
efficient method for the implementation of high-speed finite-impulse response (FIR) filters, 
where dominant operations are addition and multiplication. Implementation issues of RNS-
based FIR filters show that performance can be considerably increased, in comparison with 
traditional two’s complement binary number system (Jenkins et al., 1977; Conway et al., 
2004; Cardarilli et al., 2007).  
As described in (Navi et al., 2011) a typical RNS system is based on a moduli set which is 
included some pair-wise relatively prime integers. The product of the moduli is defined as 
the dynamic range, and it denotes the interval of integers which can be distinctively 
represented in RNS. The main components of an RNS system are a forward converter, 
parallel arithmetic channels and a reverse converter. The forward converter encodes a 
weighted binary number into a residue represented number, with regard to the moduli set; 
where it can be easily realized using modular adders or look-up tables. Each arithmetic 
channel includes modular adder, subtractor and multiplier for each modulo of set. The 
reverse converter decodes a residue represented number into its equivalent weighted binary 
number. The arithmetic channels are working in a completely parallel architecture without 
any dependency, and this results in a considerable speed enhancement. However; the 
overhead of forward and reverse converters can counteract this speed gain, if they are not 
designed efficiently. The forward converters can be designed using efficient methods. In 
contrast, design of reverse converters have many complexities with many important factors 
such as conversion algorithm, type and number of moduli. 
An efficient moduli set with moduli of the form of powers of two can greatly reduce the 
complexity of the reverse converter as well as arithmetic channels. Due to this, many 
different moduli sets have been proposed for RNS which can be categorized based on their 
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dynamic range. The most well-known 3n-bit dynamic range moduli set is {2n–1, 2n, 2n+1} 
(Gallaher et al., 1997; Bhardwaj et al., 1998; Wang et al., 2000; Wang et al., 2002). The main 
reasons for the popularity of this set are its well-form and balanced moduli. However, the 
modulo 2n+1 has lower performance than the other two moduli. Hence, some efforts have 
been done to substitute the modulo 2n+1 with other well-form RNS moduli, and the resulted 
moduli sets are {2n–1, 2n, 2n-1–1} (Hiasat & Abdel-Aty-Zohdy, 1998; Wang et al., 2000b), {2n–1, 
2n, 2n+1–1} (Mohan, 2007; Lin et al., 2008).  
The dynamic ranges provided by these three moduli sets are not adequate for recent 
applications which require higher performance. Two approaches have been proposed to 
solve this problem. First, using three-moduli sets to provide large dynamic range with some 
specific forms like {2┙, 2┚ – 1, 2┚ + 1} where ┙<┚ (Molahosseini et al., 2008) and {22n, 2n–1, 2n+1–
1} (Molahosseini et al., 2009). Second, using four and five moduli sets to increase dynamic 
range and parallelism in RNS arithmetic unit. The 4n-bit dynamic range four-moduli sets are 
{2n–1, 2n, 2n+1, 2n+1+1} (Bhardwaj et al., 1999; Mohan & Premkumar, 2007) and {2n–1, 2n, 2n+1, 
2n+1–1} (Vinod et al., 2000; Mohan & Premkumar, 2007). Although, these four-moduli sets 
include relatively balanced moduli, their multiplicative inverses are very complicated, and 
this results in low-performance reverse converters. Furthermore, some recent applications 
require even more dynamic range than 4n-bit. This demand results in introducing new class 
of moduli sets which have been called large dynamic range four-moduli sets. The first one is the 
5n-bit dynamic range moduli set {2n–1, 2n, 2n+1, 22n+1} that was proposed by (Cao et al., 
2003). Next, (Zhang et al., 2008) enhanced the dynamic range to 6n-bit, and introduced the 
set {2n – 1, 2n +1, 22n–2, 22n+1–3}. Moreover, (Molahosseini et al., 2010) proposed the four-
moduli sets {2n–1, 2n, 2n+1, 22n+1–1} and {2n–1, 2n+1, 22n, 22n+1} in 5n and 6n-bit dynamic 
range, respectively. 
In this chapter, after an introduction about RNS and reverse conversion algorithms, the 
architecture of the state-of-the-art reverse cnverters which have been designed for the  
efficient large dynamic range four-moduli sets {2n–1, 2n, 2n+1, 22n+1}, {2n–1, 2n+1, 22n, 
22n+1} and {2n–1, 2n, 2n+1, 22n+1–1} will be investigated. Furthermore, a recent contribution 
about modified version of the four-moduli set {2n–1, 2n, 2n+1, 22n+1–1} that is {2n–1, 2n+1, 
22n, 22n+1–1} will be studied. Finally, we present performance comparison in terms of 
hardware requirements and conversion delays, between the investigated reverse 
converters. 
2. Background 
The fundamental part of RNS (Omondi & Premkumar, 2007) is the moduli set {P1,P2, …,Pn} 
where numbers are relatively-prime, i.e. gcd(Pi,Pj)=1 for i≠j. The binary weighted number X 
can be represented as X=(x1,x2, … ,xn), where 
  mod ,0
i
i i i ix X P X x PP     (1) 
This representation is unique for any integer number X in the range [0,M-1], where 
M=P1P2…Pn is the dynamic range of the moduli set {P1,P2, …,Pn} (Taylor, 1984). Addition 
(subtraction) and multiplication on RNS numbers can be performed in parallel due to the 
absence of carry propagation between residues. 
The famous algorithms for performing reverse conversion are Chinese remainder theorem 
(CRT), mixed-radix conversion (MRC) and new Chinese remainder theorems (New CRTs).  
www.intechopen.com
 
Study of the Reverse Converters for the Large Dynamic Range Four-Moduli Sets 
 
339 
In order to design a reverse converter, we have to select appropriate moduli set with 
considering the required parallelism and dynamic range requirements. Next, the moduli 
should be substituted in one of mentioned conversion algorithm formulas, and the resulted 
conversion equations should be simplified using some modulo arithmetic properties to 
reduce hardware complexity. Finally, hardware implementation of the simplified equations 
can be done using binary hardware’s such as full adders, half adders, logic gates or lock-up 
tables. In the following, we briefly review the formulas of reverse conversion algorithms for 
four-moduli RNSs. Hence, consider the moduli set (P1, P2, P3, P4) with corresponding RNS 
number (x1, x2, x3, x4).  
By CRT (Parhami, 2000) the weighted number X can be calculated by 
 
4
1 i
i i i
i M
X x N MP
     (2)  
Where 
 M=P1P2P3P4 (3) 
    i iM M P  (4) 
    1| |i i Pi
N M  (5) 
The CRT has capability of parallel implementation; however its final big modulo adder 
results in inefficient hardware realization if it is considered in direct form. 
By MRC (Koc, 1989) the conversion can be done using the following equation: 
 4 3 2 1 3 2 1 2 1 1X v P P P v P P v P v       (6) 
The vi’s coefficients are as follows 
 v1=x1 (7) 
 
2
2
1
2 2 1 1( )
P P
v x v P    (8) 
 
3 3
3
1 1
3 3 1 1 2 2(( ) )
P P P
v x v P v P     (9) 
 
4 4 4
4
1 1 1
4 4 1 1 2 2 3 3((( ) ) )
P P P P
v x v P v P v P       (10) 
Although MRC implies a sequential process, for two and three-moduli sets it can be lead to 
simple and efficient reverse conversion equations. 
The New CRT-I (Wang, 2000; Molahosseini et al., 2010) uses a more efficient conversion 
formula 
 
2 3 4
1 1 1 2 1 2 2 3 2 3 2 3 4 3( ) ( ) ( ) P P PX x P k x x k P x x k P P x x        (11) 
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Where 
 
2 3 4
1 1 1P P Pk P    (12) 
 
3 4
2 1 2 1P Pk P P    (13) 
 
4
3 1 2 3 1Pk P P P      (14) 
Moreover, New CRT-II (Wang, 2000; Molahosseini et al., 2010) provides a tree-like 
architecture by using the following equations 
 
3 4
1 2 1( ) P PX Z P P k Y Z    (15) 
 
2
1 1 2 2 1( ) PZ x P k x x     (16) 
 
4
3 3 3 4 3( ) PY x P k x x    (17) 
Where 
 
3 4
1 1 2 1P Pk P P   (18) 
 
2
2 1 1Pk P   (19) 
 
4
3 3 1Pk P   (20) 
The New CRTs have potentiality to create higher performance reverse converters than CRT 
and MRC particularly for some special four-moduli sets. Hence, many research have been 
done in the recent years to discover efficient four-moduli sets which can be fitted with 
properties of New CRTs. In the next sections, we investigate the reverse converters that are 
previously designed for these four-moduli sets. 
3. Reverse converter for the moduli set {2
n
–1, 2
n
, 2
n
+1, 2
2n
+1}  
The moduli set {2n–1, 2n, 2n+1, 22n+1} was introduced by (Cao et al., 2003). They have used 
New CRT-I to design a fully adder-based reverse converter. In the following, we briefly 
review the conversion formulas and hardware architecture of the converter of (Cao et al., 
2003).  First, consider the moduli set {2n–1, 2n, 2n+1, 22n+1} with corresponding residues (x1, 
x2, x3, x4). The residues can be represented in bit-level as below 
 
1 21, 1 1, 2 1,1 1,0
 
( )n n
n bits
x x x x x    (21) 
 
2 22, 1 2, 2 2,1 2,0
 
( )n n
n bits
x x x x x    (22) 
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 3 23, 3, 1 3,1 3,0
1
( )n n
n  bits
x x x x x

     (23) 
 4 24,2 4,2 1 4,1 4,0
2 1
( )n n
n  bits
x x x x x

    (24) 
With substituting the required multiplicative inverses and values of moduli, i.e. P1=2n, 
P2=2n+1, P3=22n+1 and P4=2n–1 in the New CRT-I formulas (11)-(14), we achieve the 
following conversion equation: 
      
4
3 3 2 2 1 2
3 2 4 3
1 2 2
1 4 2 1
2 ( ) (2 2 2 )(2 1)( )
2
2 (2 1)(2 1)( ) n
n n n n n
n
n n n
x x x x
X x
x x
  


            (25) 
This main conversion equation can be simplified based on the following two well-known 
modulo (2n-1) arithmetic properties. 
Property 1: The residue of a negative residue number (−v) in modulo (2n − 1) is the one’s 
complement of v, where 0≤v< 2n − 1 (Hariri et al. 2008). 
Property 2: The multiplication of a residue number v by 2P in modulo (2n − 1) is carried out 
by P bit circular left shift, where P is a natural number (Hariri et al. 2008). 
Now, (25) can be rewritten as follows 
  1 2
nX x Z   (26) 
Where 
 41 2 31 32 41 42 2 1nZ v v v v v v        (27) 
Next, the binary vectors vi’s which have been simplified based on properties 1 and 2 are as 
below 
 1 1,1 1,0 1, 1 1,1 1,0 1, 1 1,1 1,0 1, 1 1,1 1,0 1, 1 1,3 1,2
2 2
n n n n
n n n n
v x x x x x x x x x x x x x x   

            (28) 
 2 2, 1 2,1 2,0
3
1 11n
n
n
v x x x      (29) 
 31 3,1 3,0 3, 3,1 3,0 3, 3,3 3,2
1 1
2 1 1
1 11 1 11n n
n n
n n  
v x x x x x x x x
  
                (30) 
 32 3, 3,1 3,0 3, 3,1 3,0
1 2
1 1
0 0 00 0 00n n
n n
n n
v x x x x x x
  
              (31) 
 41 4, 4,1 4,0 4,2 4, 2 4, 1
2 1
1
0 00n n n n
n
n n
v x x x x x x 

           (32) 
 42 4,2 4,1 4,0
1
2 1
1 11 1 11n
n n
n
v x x x

          (33) 
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Therefore, these six operands should be added using a modulo (24n-1) multi-operand adder 
which can be realised by four carry-save adders (CSAs) with end-around carry (EAC) 
followed by a modulo (24n-1) carry propagate adder (CPA) with EAC (Piestrak, 1994, 1995). 
The hardware architecture of the resulted converter is shown in Fig. 1. 
 
 
Fig. 1. The converter for moduli set {2n–1, 2n, 2n+1, 22n+1} (Cao et al., 2003) 
4. Reverse converter for the moduli set {2
n
–1, 2
n
+1, 2
2n
, 2
2n
+1}  
The moduli set {2n–1, 2n+1, 22n, 22n+1} has been recently introduced by (Molahosseini et al., 
2010) to provide large dyamic range (6n-bit), and high-speed reverse converter. Similar to 
(Cao et al., 2003), the New CRT-I has used to design converter but with different moduli 
order, i.e. {22n, 22n+1, 2n+1, 2n–1}. Therefore, by letting P1=22n, P2=22n+1, P3=2n+1 and P4=2n–1, 
and putting the multiplicative inverses in the New CRT-I formulas (11)-(14), we have the 
following main conversion equation (Molahosseini et al., 2010). 
       
4
2 2 1 2
2 1 3 22
1 2 2
4 3 2 1
2 ( ) 2 (2 1)( )
2
2 (2 1)(2 1)( ) n
n n n
n
n n n
x x x x
X x
x x



          (34) 
Simplification of this equation can be done as follows 
  
2
1 2
nX x Z   (35) 
Where 
 41 2 31 32 4 2 1nZ v v v v v        (36) 
Operand Preparation Unit 
1x 2x 3
x
4x
4n-bit CSA with EAC 
1x
X
             
Z
4n-bit CSA with EAC 
4n-bit CSA with EAC 
4n-bit CPA with EAC 
4n-bit CSA with EAC 
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 1 1,2 1 1,1 1,0 2,2 2,2 2,1
2 2
n n
n n
v x x x x x x       (37) 
 2 2,2 2,1 2,0
2 12 1
0 00n
nn
v x x x

       (38) 
 31 3,1 3,0 3, 3,1 3,0 3, 3,3 3,2
1 11 1
0 00 0 00n n
n nn n
v x x x x x x x x
  
               (39) 
 32 2,0 3, 3,1 3,0 3, 3,1 3,0
1 2
1 1
1 11 1 11n n
n n
n n
v x x x x x x x
  
               (40) 
 4 4,1 4,0 4, 1 4,1 4,0 4, 1 4,1 4,0 4, 1 4,1 4,0 4, 1 4,3 4,2
2
n n n n
n n n n
v x x x x x x x x x x x x x x   

             (41) 
Therefore, only five operands should be added using three CSAs with EAC followed by a 
CPA with EAC (Piestrak, 1994, 1995). Hence, in comparison with (Cao et al., 2003) which 
needed four CSAs, the (Molahosseini et al., 2010) results in reduction of one 4n-bit CSA with 
EAC; while providing larger dynamic range. The Fig. 2 shows the hardware implementation 
of this converter. 
 
 
Fig. 2. The converter for moduli set {2n–1, 2n+1, 22n, 22n+1} (Molahosseini et al., 2010) 
5. The reverse converter for the moduli set {2
n
–1, 2
n
, 2
n
+1, 2
2n+1
–1}  
The main disadvantage of the moduli sets {2n–1, 2n, 2n+1, 22n+1} and {2n–1, 2n+1, 22n, 22n+1} is 
the modulo 22n+1. Because, performance of modulo arithmetic circuits for 22n+1 is much 
Operand Preparation Unit 
1x 2x 3x 4x
4n-bit CSA with EAC 
1x

X
             
Z
4n-bit CSA with EAC 
4n-bit CSA with EAC 
4n-bit CPA with EAC 
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lower than the moduli 2n–1 and 2n+1. Hence, (Molahosseini et al., 2010) have been 
substituted 22n+1 with well-formed number 22n+1–1 that results in introducing the large 
dynamic range four-moduli set {2n–1, 2n, 2n+1, 22n+1–1}. Besides, they have used New CRT-II 
to design an efficient reverse converter for this moduli set as described below. 
With considering P1=2n, P2=22n+1–1, P3=2n+1, P4=2n–1, and the New CRT-II formulas (15)-
(17), we have the following conversion equations (Molahosseini et al., 2010) 
 
2
2 1
2 1
2 (2 1) 2 ( )
n
n n nX Z Y Z      (42) 
Where 
 
2 1
1
1 2 1
2 1
2 2 ( )
n
n nZ x x x 

     (43) 
 13 4 3
2 1
(2 1) 2 ( )
n
n nY x x x       (44) 
Simplified versions of these equations have been computed in (Molahosseini et al., 2010). 
Here, we briefly review the final simplified equations. First, (43) can be rewritten as 
 1 2
nZ x H   (45) 
Where 
 2 11 2 2 1nH v v      (46) 
 1 2, 1 2,1 2,0 2,2 2, 1 2,
1
n n n n
n n
v x x x x x x 

      (47) 
 2 1, 1 1,1 1,0
1
1 11n
n
n
v x x x

      (48) 
Next, for simplifying (44) we have 
 3 (2 1)
nY x K    (49) 
Where 
 3 4 2 1nK v v    (50) 
 3 4,0 4, 1 4,2 4,1n
n
v x x x x     (51) 
 

3,0 3, 1 3,2 3,1 3
4
3
1
1 11
            if  0
0                                if  1
n ,n
n
,n
n
x x x x x
v
x


 

 

 (52) 
Eventually, (42) can be computed as below 
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 2 1 12 (2 1) 2 ( )
n n nX Z T x P T        (53) 
Where 
 2 1 2 1 1 0 2 1 0
2 2 1
2 n n n
n n
P H T T T T H H H 

          (54) 
 25 6 7 8 2 1nT v v v v     (55) 
 5 3, 1 3,1 3,0 3,
1
0 00n n
nn
v x x x x

       (56) 
 6 1 1 0 1 1 0n n
n n
v K K K K K K        (57) 
 7 1, 1 1,1 1,0 2
1
1 11n n
n
n
v x x x H

       (58) 
 8 2 1 1 0
2
n
n
v H H H    (59) 
Therefore, two modulo adders needed to realize (46) and (50). Moreover, (55) can be 
implemented using three CSAs with EAC followed by a CPA with EAC. Note that some of 
the full adders (FAs) of these CPAs and CSAs are simplified to XOR/AND or XNOR/OR 
pairs due to the constant bits of the inputs. The final result, i.e. (53) can be obtained by a 
(4n+1)-bit binaryadder with ‘1‘ carry-in. Fig. 3 presents the reverse converter for the moduli 
set {2n–1, 2n, 2n+1, 22n+1–1}. 
6. Reverse converter for the moduli set {2
n
–1, 2
n
+1, 2
2n
, 2
2n+1
–1} 
The moduli set {2n–1, 2n, 2n+1, 22n+1–1} reduces the total delay of RNS arithmetic unit versus the 
moduli sets {2n–1, 2n, 2n+1, 22n+1} and {2n–1, 2n+1, 22n, 22n+1}. However, still the inter-channel 
delay of modulo 22n+1–1 is larger than the other three moduli, i.e. 2n–1, 2n and 2n+1. Due to this, 
the moduli set {2n–1, 2n+1, 22n, 22n+1–1} has been recently proposed by (Molahosseini & Navi, 
2010). The main advantage of this set is that it provides all of the merits of the moduli set {2n–1, 
2n, 2n+1, 22n+1–1} while providing larger dynamic range (6n-bit). Because, enhancing modulo 2n 
to 22n is not increasing the complexity of the reverse converter. 
The converter of (Molahosseini & Navi, 2010) has a two-level architecutre. In other words, 
they have used a combinatorial conversion algorithm; consisting both CRT and MRC. First, 
the previous CRT-Based design of reverse converter for the subset {22n, 2n–1, 2n+1} (Hiasat & 
Sweidan, 2004) is used to achieve the weighted equivalent of the residues (x1, x2, x3) as below 
 21 2
nZ x Y   (60) 
Where 
 21 2 3 4 2 1nY v v v v     (61) 
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Fig. 3. The converter for moduli set {2n–1, 2n, 2n+1, 22n+1–1} (Molahosseini et al., 2010) 
 
1 1,2 1 1,1 1,0
2
n
n
v x x x     (62) 
 
2 2,0 2, 1 2,1 2,0 2, 1 2,1n n
n n
v x x x x x x         (63) 
 
3 3,0 3, 1 3,1 3,0 3, 1 3,2 3,1
1
n n
n n
v x x x x x x x 

        (64) 
 
4 3, 3,
11
0 00 1 11n n
nn
v x x

     . (65) 
Next, two-channel MRC (eqs. (6)-(8)) is used to derive the final result by considering the 
composite set {22n(22n–1), 22n+1–1} and corresponding numbers (Z, x4). The final conversion 
equation is as follows 
Operand Preparation Unit 1
1x 2x 3
x
4x
n-bit CPA with EAC  (2n+1)-bit CPA with EAC 
1x 3x
2n-bit CSA with EAC 
2n-bit CSA with EAC
2n-bit CPA with EAC
K
(4n+1)-bit CPA 
Operand Preparation Unit 2
Operand Preparation Unit 3
H
T
H
1
1x
X
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2 1
2 2 2 3 2 2
4 1
2 1
2 (2 1) 2 ( ) 2 ( 2 )
n
n n n n nX Z x Z x Y T T

          (66) 
Where 
 2 15 6 7 2 1nT v v v     (67) 
 5 1,2 2 1,1 1,0 1,2 1
2 1
0n n
n
v x x x x 

   (68) 
  6 2 1 1 0
2
0n
n
v Y Y Y   (69) 
  7 4,2 2 4,1 4,0 4,2 4,2 1
2 1
n n n
n
v x x x x x 

    (70) 
The hardware implementation of this converter relies on two modulo adders for realization 
of (61) and (67). In other words, (61) needed two 2n-bit CSAs with EAC and a 2n-bit CPA 
with EAC, and a (2n+1)-bit CPA with EAC is used to realize (67). Besides, (66) only requires 
one (4n+1)-bit regular binary adder; the required multiplications all can be done using shift 
and concatenation. The converter has been depicted in Fig. 4. 
7. Complexity comparison 
Table 1 presents the total hardware requirements and conversion delays of the reverse 
converters for the large dynamic range four-moduli sets in terms of logic gates and FAs. 
Note that AFA and DFA indicate the area and delay of one FA, respectively. It can be seen that 
the fastest converter is the converter for moduli set {2n–1, 2n+1, 22n, 22n+1}. Because, the 
dynamic range of this set is 6n-bit while the dynamic range of moduli set {2n–1, 2n, 2n+1, 
22n+1} is 5n-bit. Therefore, for providing the same dynamic range, the value of n for the first 
 
Moduli set Hardware Requirements Conversion Delay 
{2n–1, 2n, 2n+1, 22n+1–1} 
(8n+2)AFA + (n–1)AXOR + (n–1)AAND  
+ (4n+1)AXNOR +(4n+1)AOR   
+ (7n+1)ANOT + (n)AMUX2×1 
(12n+5)DFA+3DNOT+DMUX 
{2n–1, 2n+1, 22n, 22n+1–1} 
(10n+3)AFA + (n+1)AXOR 
+ (n+1)AAND + (3n–1)AXNOR 
+(3n–1)AOR  + (7n+3)ANOT 
(12n+6)DFA+2DNOT 
{2n –1,2n, 2n +1, 22n +1} 
(11n+6)AFA + (2n–1)AXOR  
+ (2n–1)AAND + (4n)AXNOR  
+(4n)AOR  + (5n+3)ANOT  
(8n+3)DFA+DNOT 
{2n–1, 2n+1, 22n, 22n+1} 
(10n+6)AFA + (4n–3)AXOR  
+ (4n–3)AAND + (2n–3)AXNOR  
+(2n–3)AOR  + (6n+3)ANOT 
(8n+3)DFA+DNOT 
Table 1. Hardware requirements and conversion delays of the reverse converters for the 
large dynamic range four-moduli sets 
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set is smaller than the second set. Furthermore, the reverse converter for the moduli set {2n–
1, 2n, 2n+1, 22n+1–1} relies on less hardware requirements than others. From another side, the 
moduli sets {2n–1, 2n, 2n+1, 22n+1–1} and {2n–1, 2n+1, 22n, 22n+1–1} results in faster RNS 
arithmetic units than the moduli sets {2n –1,2n, 2n +1, 22n +1} and {2n–1, 2n+1, 22n, 22n+1}.  
 
 
Fig. 4. The converter for moduli set {2n–1, 2n+1, 22n, 22n+1–1} (Molahosseini & Navi, 2010) 
8. Conclusion 
The Residue Number System has been recognized as one of the efficient alternative number 
systems which can be used to high-speed hardware implementation of Digital Signal 
Processing computation algorithms. However, forward and reverse converters are needed 
to act as interfaces between RNS and the conventional binary digital systems. The overhead 
of these converters can frustrate the speed efficiency of RNS, and due to this a lot of research 
(2n+1)-bit CPA with EAC 
Y
Operand Preparation Unit 1
1x 2x 3x 4x
Operand Preparation Unit 2
(4n+1)-bit CPA 1
2n-bit CSA with EAC
2n-bit CPA with EAC
2n-bit CSA with EAC
(2n+1)-bit CSA with EAC 

X
             1
x
Y
0            
T
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has been done to design efficient reverse converters. This chapter presents a study on the 
state-of-the-art reverse converters which have been designed for the recently introduced 
large dynamic range RNS four-moduli sets. We provide an overview about different reverse 
conversion algorithms, the recent four-moduli sets, and the reverse converter architectures. 
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